Proteus and VHDL

[Sergio de la Cruz]

Hi:

I'm trying to simulate in Proteus a design that includes a component
described in VHDL. I don't know how to do that. Any comment will help.

Thanks,

Sergio