Problem mapping buffer in blif. (with SIS)

  • Thread starter Ashutosh Chakraborty
  • Start date
A

Ashutosh Chakraborty

Guest
Dear All,

I tried to map a design having one buffer with a library which indeed
has a BFLL cell with boolean expression Z = A; But I get .names
construct in my mapped blif.

I tried the following combination in my libraries, but still it could
not map.

1)
GATE BFLL 1 Z = (A);
PIN * NONINV 0.09 999.0 1.25 4.00 1.25 4.00

2)
GATE BFLL 1 Z = (A);
PIN * INV 0.09 999.0 1.25 4.00 1.25 4.00

3)
GATE BFLL 1 Z = A;
PIN * NONINV 0.09 999.0 1.25 4.00 1.25 4.00

4)
GATE BFLL 1 Z = A;
PIN * INV 0.09 999.0 1.25 4.00 1.25 4.00

Can anyone suggest a way out. Is it a known issue/feature?

regards,
Ashutosh
 

Welcome to EDABoard.com

Sponsor

Back
Top