PLI: acc_fetch_fullname - primitives name

P

paz

Guest
Hi,

I'm writing PLI task, that should give some report with ports name.
One of the ports that I should print is "out" port on this primitive:
buf (out,in);

I have an handle to it, but since buf has no name I cannot use
acc_fetch_fullname.
I thought about 2 solutions:
1. to print the defname of port parent (that is "buf") instead.
But this way:
- module fullname is unknown
- tuser won't be able to know which port I'm refering too
- if there are few instances of "buf" user can't know which one I'm
refering too.
2. to print the connection to this port (using acc_handle_conn).
I think this is better solution, but still not good enough.

Any other suggestions/solutions?

Please help...

Thanks,
Paz
 
just a comment:

I found that VCS is displaying the name like this :

xz_test.c1.bufif1$3.0

for bufif1 instance 3, port 0,

This is great!

my problem is with ncverilog.


Paz
 

Welcome to EDABoard.com

Sponsor

Back
Top