please help

M

m2star

Guest
hi all i m facing problem in include the file in verilog i use
`include <filenamme> please correct it do i use it in the module or
outer side of the module............:(:(
 

Welcome to EDABoard.com

Sponsor

Back
Top