plb_ddr_v1_00_b, PLB_SMErr

C

Christian Haase

Guest
Hello,

does anybody has an idea, what kind of error pattern
causes the plb_ddr controller to not correctly complete
a read access to the ddr-sdram but instead indicating
with the asserted PLB_SMErr that the access has failed?

Many thanks for your replies.

Christian
 

Welcome to EDABoard.com

Sponsor

Back
Top