pipelining

[tulip]

hi,

Can anyone please give the VHDL code for the following pipelined
architecture:

Input-->portmap"mmm"-->register1-->portmap"mmm"->register2

--> portmap"mmm" -> output