path delay fault testing in fpga

[vani]

hai

friends I am doing a project in automatic test program synthesis
for path delay fault testing in fpga

can u give idea to continue it