OpenSoc releases free Verilog to SystemC translator

J

Javier Castillo

Guest
Hello:

OpenSoc Design has released its SystemC to Verilog Synthesizable Subset
translator under a GPL license.

To download it please visit www.opensocdesign.com


Best Regards


Javier Castillo
jcastillo@opensocdesign.com
 

Welcome to EDABoard.com

Sponsor

Back
Top