Multiplt clock synchronization problem

F

Francis

Guest
hi there,
im experiencing a multiplt clock synchronization problem while
synthesizing my vhdl code. could any one let me know what does that
mean.
thanks
 
Have a look at

http://www.sunburst-design.com/papers/

Ronald

Francis wrote:
hi there,
im experiencing a multiplt clock synchronization problem while
synthesizing my vhdl code. could any one let me know what does that
mean.
thanks
 

Welcome to EDABoard.com

Sponsor

Back
Top