N
news
Guest
The paper presents the complete process of running/checking performance of high-speed interfaces (GHz/DDRs) in the mix mode (RTL+Spice) AMS verification. By inserting the abutted IO lump rail resistance in account in the RTL for the HS interfaces of interest, the performance (such as data signals eye opening or in other words the Data Valid Window) of these interfaces for a Plus/Minus lanes of the pads. The paper also presents the complex solution or methodology to achieve this goal.
Read more...
Read more...