Matching components and nets with VXL

S

Suresh Jeevanandam

Guest
Hi andrew and all,
With VLE we can put the components and nets inside a "half cell" and
instantiate them in the toplevel so that the components and nets are
matched and symmetrical w.r.t. a line.
But we can not do this with VXL, because the VXL connectivity engine
can not understand the half cell technique.
So, whats is the suggested way for laying out things differentially
with VXL.

Regards,
Suresh
 
Suresh, can you give a little more detail about your "half cell"... is
it a separate level of hierarchy?? How does VLE know what a "half
cell" is?


David Reynolds
 
David, It is a separate level of hierarchy inside which all the
differential components and routings resides. The toplevel would contain
two instances of these half cells. They would be placed in such way that
one looks like the mirror image of the other.

VLE does not have to know what these half cells are since it does not do
any connectivity based stuffs. For VLE half cell is nothing but an instance.

Thanks for the response,
Suresh
DReynolds wrote:
Suresh, can you give a little more detail about your "half cell"... is
it a separate level of hierarchy?? How does VLE know what a "half
cell" is?


David Reynolds
Click to expand...
 
Suresh, if the schematic consists of two instances of your half cell
symbol, then what is the problem? Vxl should repspedt the hierarchy
and place instances of the half cell in layout... is that not what
you want?


David
 
David, But the schematic would not have the half cells. My question not
that how to make vxl understand the "half cell", but how to achieve same
kind of matching without using half cells.

Thanks for your time.

Regards,
Suresh
DReynolds wrote:
Suresh, if the schematic consists of two instances of your half cell
symbol, then what is the problem? Vxl should repspedt the hierarchy
and place instances of the half cell in layout... is that not what
you want?


David
Click to expand...
 
On Wed, 23 Mar 2005 14:34:50 +0530, Suresh Jeevanandam
<sureshj@DELETETHISti.com> wrote:

Hi andrew and all,
With VLE we can put the components and nets inside a "half cell" and
instantiate them in the toplevel so that the components and nets are
matched and symmetrical w.r.t. a line.
But we can not do this with VXL, because the VXL connectivity engine
can not understand the half cell technique.
So, whats is the suggested way for laying out things differentially
with VXL.

Regards,
Suresh
Click to expand...
Use the cloning functionality in VXL.

Andrew.
 
Andrew, Thanks.

Regards,
Suresh
Andrew Beckett wrote:
On Wed, 23 Mar 2005 14:34:50 +0530, Suresh Jeevanandam
sureshj@DELETETHISti.com> wrote:


Hi andrew and all,
With VLE we can put the components and nets inside a "half cell" and
instantiate them in the toplevel so that the components and nets are
matched and symmetrical w.r.t. a line.
But we can not do this with VXL, because the VXL connectivity engine
can not understand the half cell technique.
So, whats is the suggested way for laying out things differentially
with VXL.

Regards,
Suresh


Use the cloning functionality in VXL.

Andrew.
Click to expand...
 
You must log in or register to reply here.

Welcome to EDABoard.com

Sponsor

Back
Top