LVS. Probe av_extracted nets.

[JM2000]

Hi,

I have configured the LVS schematic view with symbols to measure the performance of my layout and schematic. The layout is type av_extracted.

I have a question regarding measuring nodes within the extracted view that are not connected to any pins (I/O).

For example, I have a two stage LNA and I do not have a pin connection between the stages. I would like to probe this connection or net to measure the AC signal and ensure the correct DC voltage is placed across the node.

How exactly do I probe extracted nets?

 

[Yuan Mo]

On Saturday, June 1, 2019 at 1:38:29 AM UTC+8, JM2000 wrote:

Hi,

I have configured the LVS schematic view with symbols to measure the performance of my layout and schematic. The layout is type av_extracted.

I have a question regarding measuring nodes within the extracted view that are not connected to any pins (I/O).

For example, I have a two stage LNA and I do not have a pin connection between the stages. I would like to probe this connection or net to measure the AC signal and ensure the correct DC voltage is placed across the node.

How exactly do I probe extracted nets?

Put a pin on the net you interested, then you can probe the signal after postlayout simulation. Otherwise I don't think there will be a better way to do this.