LNA Differential impedance matching

Guest
I'm designing a differential CMOS LNA and its output needs to match to
100 Ohms DIFFERENTIAL. What does this differential mean? Does it mean
that I take each transistor output impedance and match it to 50 Ohms or
it involves something entirely different??

Assuming this is how I match, only for simulation purposes if I use an
ideal balun to convert diff. to single-ended would I terminate the
single ended side at 50 Ohms or 100 Ohms? What I'm asking is the port2
terminal would have 50 or 100 Ohm reference impedance?? Someone please
answer...thanx
 

Welcome to EDABoard.com

Sponsor

Back
Top