[Layuot] Why more fingers less parasitic capacitance?

B

boki

Guest
Dear All,

In CMOS layout, why more mos fingers we get less parasitic capacitance?

Share dran/source?


Thanks.

Boki.
 

Welcome to EDABoard.com

Sponsor

Back
Top