issue

[rik]

hi guys

I am new yo verilog. i have an issue on assigning a register in
different always block. If I dont do it its making my design more
complex.

always @(Test_clk)
if (Test_clk & ipconfig)
begin
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];
............

In the above always block I am assigning my initial address to the
base_addr_reg. According to my design, after many clock cycles I will
be in the fill mode.
In the fill mode if my transaction is complete, I increment my address
to invoke my next transaction.

always @(bus_done, fill)
if (fill & bus_done)
begin
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;

My question is can I increment the base_addr_reg in the second always
block instead of the first where is gets initialized? The "fill" &
"ipconfig" mode doesnot take place at the same time.So is it
synthesizable???


Thanks for your reply in advance.

Rik

 

[Jerry Johns]

what you can do is add all four signals (test_clk, ipconfig, fill,
bus_done) to ur sensitivity list (always @ (....)), and then write a
branched if from there

i dont think the compiler will let u compile this code

rik wrote:

hi guys

I am new yo verilog. i have an issue on assigning a register in
different always block. If I dont do it its making my design more
complex.

always @(Test_clk)
if (Test_clk & ipconfig)
begin
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];
...........

In the above always block I am assigning my initial address to the
base_addr_reg. According to my design, after many clock cycles I will
be in the fill mode.
In the fill mode if my transaction is complete, I increment my address
to invoke my next transaction.

always @(bus_done, fill)
if (fill & bus_done)
begin
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;

My question is can I increment the base_addr_reg in the second always
block instead of the first where is gets initialized? The "fill" &
"ipconfig" mode doesnot take place at the same time.So is it
synthesizable???


Thanks for your reply in advance.

Rik

 

[rik]

Thanks Jerry for your reply.
I had some typos in my question. the code is like,

always @(ipconfig)
if ( ipconfig)
begin
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];
.........

always @(bus_done, fill)
if (fill & bus_done)
begin
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;
.....................
....................

The bottomline is, my base_addr_reg will be initialized in the ipconfig
mode and it will be used and incremented in fill mode. People can say
why I am not using under the same always block.
One thing is for sure that fill and ipconfig doesnot coexist.



Jerry Johns wrote:

what you can do is add all four signals (test_clk, ipconfig, fill,
bus_done) to ur sensitivity list (always @ (....)), and then write a
branched if from there

i dont think the compiler will let u compile this code

rik wrote:
hi guys

I am new yo verilog. i have an issue on assigning a register in
different always block. If I dont do it its making my design more
complex.

always @(Test_clk)
if (Test_clk & ipconfig)
begin
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];
...........

In the above always block I am assigning my initial address to the
base_addr_reg. According to my design, after many clock cycles I will
be in the fill mode.
In the fill mode if my transaction is complete, I increment my address
to invoke my next transaction.

always @(bus_done, fill)
if (fill & bus_done)
begin
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;

My question is can I increment the base_addr_reg in the second always
block instead of the first where is gets initialized? The "fill" &
"ipconfig" mode doesnot take place at the same time.So is it
synthesizable???


Thanks for your reply in advance.

Rik

 

[Rob Dekker]

"rik" <ritwikbiswas@gmail.com> wrote in message news:1158207008.586451.218740@e3g2000cwe.googlegroups.com...

Thanks Jerry for your reply.
I had some typos in my question. the code is like,

always @(ipconfig)
if ( ipconfig)
begin
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];
.........

always @(bus_done, fill)
if (fill & bus_done)
begin
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;
.....................
....................

The bottomline is, my base_addr_reg will be initialized in the ipconfig
mode and it will be used and incremented in fill mode. People can say
why I am not using under the same always block.
One thing is for sure that fill and ipconfig doesnot coexist.

This will probably (hopefully) simulate as you intended, but synthesis will have a problem with it.
You can write (in English, to us) that fill and ipconfig do not coexist, but a synthesis tool would
have to figure that out from the Verilog code. If it cannot (and most synthesis tools will not even
try to find out mutual exclusivity for multiple always block assignments) then the synthesis tool
will issue an error. Something like "base_addr_reg has multiple drivers" or so.

Why do you want to put the two assignments in two always blocks ?
Even for your own peace of mind, it probably makes sense to code it up in one always block,
so that you know for sure that EVEN IF fill and ipconfig CAN coexist (be active simultaniously)
that the model will still behave in a predictable way.
And it will synthesize ! And it will be obvious that you have to then also think how the signals
(such as 'bus_address') should behave while the model is in the 'initialization' mode.
Even if that means that their value can be 'dont-care' ('x').
That is hardware-oriented Verilog thinking.

So, many reasons to assign a 'base_addr_reg' only in one always statement.

Rob

>