Is "net looping" a problem in "Connectivity Verification" of

W

walala

Guest
Dear all,

I used SE to do a P&R of a simple design. After all succesfully
placement and route, I do the "Verification of Connectivity" check:

The result:
------------------------------------------------------------------

17:17:23 **** Net gnd!: loop.
17:17:30 **** Net vdd!: loop.
** SE-USER-64 PROBLEM **
17:17:30 ** Found Problems. **
** CADENCE-USER-53 WARNING **
Input source will abort at next read due to limit of 1 PROBLEMs.
17:17:30 **** Begin Summary (see file verify.log for details)
17:17:30 **** 2 Problem(s) [ 93]: The net has a loop.
17:17:30 **** 2 total info(s) created.
17:17:30 **** End Summary
17:17:30 **** End: VERIFY CONNECTIVITY ********

------------------------------------------------------------------

Can anybody tell me is this a problem and can I just ignore it?

Thanks a lot,

-Walalla
 

Welcome to EDABoard.com

Sponsor

Back
Top