Is it good enough to assume that

[parag_paul@hotmail.com]

the absence of procedural drivers is enough to say that it has a
continuous assign,
I have another question too

1. What is quasi conta assign

 

[Jonathan Bromley]

On Thu, 21 Feb 2008 05:15:10 -0800 (PST),
"parag_paul@hotmail.com" wrote:

the absence of procedural drivers is enough to say that it has a
continuous assign,

eh? I have no idea what you are talking about.

A variable that is declared but never written plainly has
no procedural drivers, but nor does it have a continuous
assignment to it. Your statement is therefore proven false.

The *presence* of procedural drivers on a variable in
SystemVerilog is enough to make it illegal for there
to be any continuous assignment to it.

1. What is quasi conta assign

eh? I have heard people speak of "quasi continuous
assignment" when describing Verilog's procedural
"assign" statement. Is that what you mean?
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
jonathan.bromley@MYCOMPANY.com
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.