Interfacing Digital Camera

D

Deepa

Guest
Hai all!
I am a newbie in VHDL. And my project involves interfacing digital
camera with FPGA. May I know the ways I can do it?
 
Tim Hubberstey wrote:

[ ... your code seems to have a bug or two: ]

elsif find(sucker) = true then
There's never a reason (IMO) to compare to true -- after all, if you're
comparing to true, you must already have a boolean, which is what the
comaparison also produces, so:

elsif find(sucker) then

happy <= true;
task <= sucker;
I suspect you really meant:

sucker <= task;

I.e. assigning the task to the sucker. :)

--
Later,
Jerry.

The universe is a figment of its own imagination.
 

Welcome to EDABoard.com

Sponsor

Back
Top