instantiation statements in entity declaration?

[very_hdl]

Is it possible to have an
instantiation statement inside an entity (not the architecture)?

Actually its a purely structural design, where only the leaf level
entities will have some logic (and/or/expressions etc.)

All the instantiating entities will just be using the other ones.
So they need not have any architectures.

 

[Jonathan Bromley]

On Thu, 3 Jul 2008 06:34:03 -0700 (PDT), very_hdl wrote:

Is it possible to have an
instantiation statement inside an entity (not the architecture)?

No. You can put passive processes in an entity, but
most synth tools don't accept it; and in any case, your
lower-level entities are not passive...

Actually its a purely structural design, where only the leaf level
entities will have some logic (and/or/expressions etc.)

and therefore they do some work, and could not possibly be
considered to be passive processes.

All the instantiating entities will just be using the other ones.
So they need not have any architectures.

But an architecture body is precisely the right place to put
instances, and its declarative region is the right place to
put declarations of the signals that will interconnect your
lower-level instances. So you *do* need architectures.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
jonathan.bromley@MYCOMPANY.com
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.