A
Andreas Ehliar
Guest
I've seen both ".v" and ".vh" used as extensions for
`include files. Although Verilog doesn't care about the
extension name at all I'm wondering what people in this
group prefer.
Is it common to use ".vh"? I've only seen it in a couple
of places, whereas I've seen ".v" in lots of designs at
for example opencores.
/Andreas
`include files. Although Verilog doesn't care about the
extension name at all I'm wondering what people in this
group prefer.
Is it common to use ".vh"? I've only seen it in a couple
of places, whereas I've seen ".v" in lots of designs at
for example opencores.
/Andreas