Implementing an all-digital PHY and delay-locked loop for h

[news]

A new, all-digital approach to implementing high-speed PHY logic and a DLL offers a path to addressing increasingly stringent market requirements.

Read more...