implementing a ping-pong buffer

[anon]

Hi,

I need a double buffering or a ping-pong scheme to be implemented in
verilog.
The write clock and the read clock are asynchronous. each buffer is 32
bytes wide. Is there an implementation somewhere that I can re-use?

thanks,