I solved my problem!!!!

X

Xin Xiao

Guest
If you read my problem (posted a few days ago), I want to say that I have
implemented my 64K RAM using RAM blocks and now synthesis takes only 10
minutes or so. The problem was that my fpga hadn't enough ram blocks, I
chose another fpga and the problem was solved.

I happy :)
 

Welcome to EDABoard.com

Sponsor

Back
Top