I can use std_logic_vector only as input signal in Xilinx?

[Will]

Hi all,

When I assign an input signal as integer or real, I can only change
its value as a bit in test bench using Xilinx ISE 9.2i. Is
std_logic_vector the only right type for an input signal to input an
integer?

Thanks and bow.