how to use "wait" or dealy in a process?

A

Amit

Guest
Hello group,

I need to simulate a dealy in a process. However I'm getting an error
as "A wait statement is illegal for a process with a sensitivity
list."

What should I do?

Regards.
 
On Jun 8, 10:03 pm, Amit <amit.ko...@gmail.com> wrote:
Hello group,

I need to simulate a dealy in a process. However I'm getting an error
as "A wait statement is illegal for a process with a sensitivity
list."

What should I do?

Regards.

Of course, I am having a sensitive list in my process since I'm using
FSM states. What I'm trying to do is creating a delay. Is it possible?

Thanks.
 
On Jun 9, 10:10 am, Amit <amit.ko...@gmail.com> wrote:
On Jun 8, 10:03 pm, Amit <amit.ko...@gmail.com> wrote:

Hello group,

I need to simulate a dealy in a process. However I'm getting an error
as "A wait statement is illegal for a process with a sensitivity
list."

What should I do?

Regards.

Of course, I am having a sensitive list in my process since I'm using
FSM states. What I'm trying to do is creating a delay. Is it possible?

Thanks.
op <= ip after 10 ns;
 
On Jun 9, 9:50 pm, JK <krishna.januman...@gmail.com> wrote:
op <= ip after 10 ns;- Hide quoted text -
This is for simulation purpose... It cant be synthesized.
Synthesizers ignore delay expressions('after'....)

Regards,
JK
 
On Jun 9, 11:18 am, JK <krishna.januman...@gmail.com> wrote:
On Jun 9, 9:50 pm, JK <krishna.januman...@gmail.com> wrote:

op <= ip after 10 ns;- Hide quoted text -

This is for simulation purpose... It cant be synthesized.
Synthesizers ignore delay expressions('after'....)

Regards,
JK

JK,

Thanks indeed for your help.
 
Amit wrote:
I need to simulate a dealy in a process. However I'm getting an error
as "A wait statement is illegal for a process with a sensitivity
list."
A sensitive list is already considered a complete wait statement in itself, so
the VHDL language does not allow another wait statement. Remove your sensitivity
list, and add a WAIT ON <previous sensitivity list>; statement to the top of
your process.

Regards,

Pieter Hulshoff
 

Welcome to EDABoard.com

Sponsor

Back
Top