How to use systemc together with VHDL or Verilog?

[wosiqiu]

I am interesting in the systemc's using on the simulation.But I can't
find any literal about how to use systemc together with VHDL or
Verilog. Anybody can help?
Best Rgds.
wosiqiu