How to use Code Coverage in NC-Verilog

Thread starter -
Start date Feb 21, 2006

Feb 21, 2006

#1

Guest

Hi,
I want to invoke code coverage in NC Verilog for my project. Can
anybody tell from the start, how to use that.

Regards
Shantanu

You must log in or register to reply here.

Share:

Facebook X (Twitter) Reddit Pinterest Tumblr WhatsApp Email Link

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top