how to test benching a bidirectional port

[jtj]

Hi All

I would like to test a bi-directional port in a test bench.
To generate the test bench I use Bencher, a GUI tool that is bundled with
Xilinx ISE.
Assigning OUTDATA to PADPIN works fine but when I try to assign a value to
PADPIN form the test bench
Modelsim gives the following error: "Nonresolved signal padpin has multiple
sources."

What is the trick? -Any help is appreciated since I'm starting to be
frustrated.

Thanks in advance
-Jan


-------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity BIPAD is port (
PADPIN : inout std_ulogic_vector(15 downto 0);
RD : in std_ulogic;
WR : in std_ulogic;
OUTDATA : in std_ulogic_vector(15 downto 0);
INDATA : out std_ulogic_vector(15 downto 0));
end BIPAD;

architecture test of BIPAD is

begin
PADPIN <= OUTDATA when (WR = '1' and RD = '0') else "ZZZZZZZZZZZZZZZZ";
-- PADPIN <= OUTDATA when (WR = '1' and RD = '0'); --else
"ZZZZZZZZZZZZZZZZZZZZZZZZ";
INDATA <= PADPIN when (WR = '0' and RD = '1');
end test;

 

[Mike Treseler]

jtj wrote:

I would like to test a bi-directional port in a test bench.

Related thread:

http://groups.google.com/groups?q=oe_demo+entity

-- Mike Treseler

 

[jan]

Hi Mike

Thanks a lot
-Jan

"Mike Treseler" <mike.treseler@flukenetworks.com> wrote in message
news:3F7C547E.2080901@flukenetworks.com...

jtj wrote:

I would like to test a bi-directional port in a test bench.

Related thread:

http://groups.google.com/groups?q=oe_demo+entity

-- Mike Treseler