How to synthesize a memory power?Can I use synopsys design_a

[yxl]

What I am going to do is :

write a memory module by using verilog, then use design_analyzer to
get the power. Does it make a sense?

Is there any other good way to do that job?

Another thing, how to set up frequency in design_analyzer?


Thanks,