How to simulate CMOS leakage current with Spectre?

E

Eric Lau

Guest
Hi, all, I'm wondering if anyone knows how to simulate CMOS leakage
current with Cadence Spectre? I need to get the leakage data for
various CMOS logic gates (e.g.,NAND2, NOR3 etc). Right now I simply
run DC analysis to get the current, but looks like the value is too
small (~pA) for a .25u/.18um process. Any inputs are highly
appreciated!
Best regards,
Eric

p.s.: Another question, how do I extract AD/AS/PD/PS to fill in the
NMOS/PMOS waveform? Thanks!
 

Welcome to EDABoard.com

Sponsor

Back
Top