How do I surpress this warning?

F

Frank

Guest
Since my simulator has different sets of test vectors which are of different
length.
As a result I declared a buffer of MAX_TV_LENGTH. Any switches in NCVerilog
to surpress this warning?
reg [2:0] bit_stream[0:`MAX_TV_LENGTH-1];



$readmem warning: words in file "../../cpp/input_slot0.dat" less than that
given by address bounds
$readmem warning: words in file "../../cpp/out_slot0.dat" less than that
given by address bounds
 
I am not sure if there is a switch in nc to suppress this warning.
However you could use `ifdef and declare 3 different sizes of the
bit_stream and then use +define+ to pick based on the vector.

Just a way around the system.

Leon
 
"leon" <noel.vargese@gmail.com> wrote in message
news:1129863204.279045.92490@o13g2000cwo.googlegroups.com...
I am not sure if there is a switch in nc to suppress this warning.
However you could use `ifdef and declare 3 different sizes of the
bit_stream and then use +define+ to pick based on the vector.

Just a way around the system.

Leon
Thank you Leon. It suffices me to know that there is no standard ncverilog
switch to surpress this warning.
 

Welcome to EDABoard.com

Sponsor

Back
Top