help with verilog code

[a]

wht happens with this code - can u tell me wat it wud synthesise to

always@(*)
begin
a=x;
if(z1)z=a|x1;
if(z2)z=x2;
end


thanks