help me, drc problem in cadence

P

payazal

Guest
hello everyone,
i want to find a help for my problem, i design a logic gate using
cadence and when i made DRC using assura , i get message "failed to
build VDB, cannot summit DRC run" , i hope anybody can help me to solve
this problem, thanks
 

Welcome to EDABoard.com

Sponsor

Back
Top