help link_library in synopsys

C

cfk

Guest
This is a Synopsys question, but I hope these sort of questions are OK here.

I have a new Synopsys installation and am trying to get my Verilog to
synthesize & simulate. My first step is to try to read and understand the
documentation. So, I go to the first diagram in the brand spanking new
Synopsys FPGA Users Guide I just got yesterday, fire off fpga_shell-t and
type 'help link_library' and get nowhere.

Of course, I launch fpga_shell without the tcl mode and 'help link_library'
works fine.

So, what is going on?

--
CK
 
"cfk" <cfk_alter_ego@pacbell.net> wrote in message
news:e4QYa.2$DU7.367675@newssvr14.news.prodigy.com...
This is a Synopsys question, but I hope these sort of questions are
OK here.

I have a new Synopsys installation and am trying to get my Verilog
to
synthesize & simulate. My first step is to try to read and
understand the
documentation. So, I go to the first diagram in the brand spanking
new
Synopsys FPGA Users Guide I just got yesterday, fire off
fpga_shell-t and
type 'help link_library' and get nowhere.

Of course, I launch fpga_shell without the tcl mode and 'help
link_library'
works fine.
In tcl mode, try using

man link_library

I think help in tcl mode only gives help on commands,
but link_library is a variable.

In tcl you can say info to get information as well, e.g.

info var *lib*

would give a list of all variables that matched the given
wildcard

regards

Alan


--
Alan Fitch
Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * Perl * Tcl/Tk * Verification * Project
Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24
1AW, UK
Tel: +44 (0)1425 471223 mail:
alan.fitch@doulos.com
Fax: +44 (0)1425 471573 Web:
http://www.doulos.com

The contents of this message may contain personal views which are not
the
views of Doulos Ltd., unless specifically stated.
 

Welcome to EDABoard.com

Sponsor

Back
Top