Guest
Hi all,
I am a newcomer in the field of ASIC verification and to Verilog as
well. I have to develop a verification model of National's 16550D UART
(the design is already existing). I have seen the datasheet of 16550D
and it contains around 12 registers (some read-only, some write-only
and the remaining both read-write).
I have practically never worked at developing verification models of
any real device before and so, the sheer volume of combinations of
parameters to be considered in the 16550D is unnerving me, though it is
just a UART (I can now very well imagine the verification process of
much more complex devices).
Just to make a start, I am not able to make a blueprint of the
methodology that should be followed to execute a task like this.
If someone could tell me a step by step procedure to carry this out (or
point me to any relevant links), I'd be really grateful.
Best regards,
Amit.
I am a newcomer in the field of ASIC verification and to Verilog as
well. I have to develop a verification model of National's 16550D UART
(the design is already existing). I have seen the datasheet of 16550D
and it contains around 12 registers (some read-only, some write-only
and the remaining both read-write).
I have practically never worked at developing verification models of
any real device before and so, the sheer volume of combinations of
parameters to be considered in the 16550D is unnerving me, though it is
just a UART (I can now very well imagine the verification process of
much more complex devices).
Just to make a start, I am not able to make a blueprint of the
methodology that should be followed to execute a task like this.
If someone could tell me a step by step procedure to carry this out (or
point me to any relevant links), I'd be really grateful.
Best regards,
Amit.