Good Synthesizable memory examples

[KaRtiK]

I found a good site for memory models in Verilog

http://www.deeps.org/hdl_models/memories.html

-------------------------------
| Kartik |
| www.cae.wisc.edu/~kartik |
-------------------------------