Generating CLK signal using PLI

[Rami]

How do I start a periodic toggling of the model clock signal, using PLI
interface?

Thanks.

 

[Swapnajit Mittra]

Not the answer itself (you are on your own there), but a strong hint:
check out tf_setdelay() function of PLI 1.0. Of course, there are at
least three more ways to solve this, but those are at more advanced
challenge levels.

- Swapnajit.
--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage: http://www.project-veripage.com
Get information on new articles:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>