Guest
How can I generate an output signal with a specific pulse width using
VHDL. I'm using a 1MHz clock and the pulse width that I'm trying to
generate has a width of 200us, the signal does not repeat it self.
Someone told me use a downto counter, but I'm not sure how to get
started. Thanks a lot.
VHDL. I'm using a 1MHz clock and the pulse width that I'm trying to
generate has a width of 200us, the signal does not repeat it self.
Someone told me use a downto counter, but I'm not sure how to get
started. Thanks a lot.