generated (divided) clocks with Encounter RTL compiler ?

M

m

Guest
hi,
does cadence encounter rtl compiler support generated clocks. I have a
clock divider which I constrain with set_clock_info_change in
Buildgates but I can't find a corresponding command in RC
documentation.
 

Welcome to EDABoard.com

Sponsor

Back
Top