gate sizing and interconnect delay

[mahalingamv@gmail.com]

hi all,

why do most of the papers ignore interconnect delay when
optimizing power/delay during gate sizing problem.

is it something we can safely ignore even in circuits < 100 nm.

thanks for the clarification.

regards,
Mali

sorry if this is not a post directly related to this group.