Functional Coverage without using SystemVerilog

[HT-Lab]

For those who are not on the Doulos mailing list:

http://www.doulos.com/knowhow/vhdl_designers_guide/DVCon10_coverage_paper/fc_without_sv_downloads.php

This is great stuff,

Hans
www.ht-lab.com