full case & parallel case

[Muruku ANAND]

Hi !!
Can anyone please explain full case and parallel case.
Also it would be great if i can get any pointers to good testbench examples.

thanks in advance
Muruku

 

[Victor Lau]

1. parallel case: means all the case items are exclusive and it synthesis in
a parallel mux.
Thus, non-full case means it is a priority mux (example, if else
statement)
2. Full case: means you defines all the possible combination of the case
items.
For example,
case(a[1:0])
2'b01: x = y+z;
2'b10: x = y-z;
endcase
this is a full case.
The other way to define a full case is to have a default statment to
cover the rest of the cases
not defined in the case items.
For systhesis, synopsys automatic detects full case or parallel case.
--SJ
"Muruku ANAND" <muruku_1@yahoo.co.uk> wrote in message
news:3dbf9c71.0307111201.5984121f@posting.google.com...

Hi !!
Can anyone please explain full case and parallel case.
Also it would be great if i can get any pointers to good testbench
examples.

thanks in advance
Muruku

 

[Rudolf Usselmann]

"Victor Lau" <vtmlau@comcast.net> wrote in message news:<wGIPa.36624$wk6.8236@rwcrnsc52.ops.asp.att.net>...

1. parallel case: means all the case items are exclusive and it synthesis in
a parallel mux.
Thus, non-full case means it is a priority mux (example, if else
statement)
2. Full case: means you defines all the possible combination of the case
items.
For example,
case(a[1:0])
2'b01: x = y+z;
2'b10: x = y-z;

I believe a full case would also define 2'b00 and 2'b11 cases,
OR should have a default case.

endcase
this is a full case.
The other way to define a full case is to have a default statment to
cover the rest of the cases
not defined in the case items.
For systhesis, synopsys automatic detects full case or parallel case.

For some obvious cases this is true, but I believe there are
cases where DC can use some guidelines ...

--SJ

Regards,
rudi
--------------------------------------------------------
www.asics.ws --- Solutions for your ASIC/FPGA needs ---
----------------- FPGAs * Full Custom ICs * IP Cores ---
FREE IP Cores --> http://www.asics.ws/ <-- FREE IP Cores

 

[Muruku ANAND]

Thanks Guys!! That helped a lot.


Stefan Frank <stefrank@gmx.net> wrote in message news:<slrnbh2mcm.1vb.stefrank@k6.messimeter.de>...

At 11 Jul 2003 13:01:14 -0700, Muruku ANAND aroused my curiosity with:
Hi !!
Can anyone please explain full case and parallel case.
Also it would be great if i can get any pointers to good testbench examples.

Hello,

there is a good paper from Cliff Cummings about full_case and
parallel_case. You can find a PDF-version at:
http://www.sunburst-design.com/papers/
CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf

HTH & HAND,
Steff

 

[Prasanna]

muruku_1@yahoo.co.uk (Muruku ANAND) wrote in message news:<3dbf9c71.0307211219.1aae15d6@posting.google.com>...

Thanks Guys!! That helped a lot.


Stefan Frank <stefrank@gmx.net> wrote in message news:<slrnbh2mcm.1vb.stefrank@k6.messimeter.de>...
At 11 Jul 2003 13:01:14 -0700, Muruku ANAND aroused my curiosity with:
Hi !!
Can anyone please explain full case and parallel case.
Also it would be great if i can get any pointers to good testbench examples.

Hello,

there is a good paper from Cliff Cummings about full_case and
parallel_case. You can find a PDF-version at:
http://www.sunburst-design.com/papers/
CummingsSNUG1999Boston_FullParallelCase_rev1_1.pdf

HTH & HAND,
Steff

Addition here...

There are cases statements that are

1. full case and parallel case
2. parallel case but not full case
3. case that is neither full nor parallel.

Good luck...