Jun 13, 2006 #1 Guest Verilog tutorial on designing Finate state machines: http://asicguide.com/verilog/fsm.html
