FPGA implementation of Interpolation controller for a Timing

[Udesh]

Hi All,

I'm looking at FPGA implementation of Timing Recovery Loop and Interpolation controller. I would like to refer an exact implementation block diagram. I have refered Micheal Rice - Digital Communication book. But I would like to refer an actual implementation model.

Thanks.