FPGA design flow to look like Asic flow, says Cadence

[news]

The company says that the verification computing tool will allow designs to migrate from emulation to FPGA-based prototyping

Read more...