FPGA architectural power-saving techniques at 40 nm

[news]

As geometries shrink, FPGAs must begin to employ design-specific power-management techniques in order to save power while meeting timing.

Read more...