Flat Verilog netlist - out

R

Rajeswaran M

Guest
Is there a way to get flatten verilog netlist from a top level
schematic, which has multiple hierarhies.
 

Welcome to EDABoard.com

Sponsor

Back
Top