Flat verilog netlist from Artist?

[Jackson Harvey]

I have a schematic hierarchy of digital cells. I wish to get a flat
verilog netlist. Is there an easy way to do this?

Thanks in advance,

Jackson Harvey