Finding maximum clock rate

[Stephen Coe]

Hi,

I am new to Xilinx ISE and I am wondering how to determine the maximum
delay, the maximum allowable clock rate for a design.

Is there also a way to determine what is causing this maximum delay?

Steve