EBB/Memory arrays in System Verilog

[agape]

Hello,

Does anyone know whether System Verilog- modelling of an EBB /memory
array that is synthesizable is any different from non-synthesizable
unit?

Any short example would give me a good idea.
Regards,
R